







SN74LV1T125

ZHCSBY5D - DECEMBER 2013 - REVISED MARCH 2024

SN74LV1T125 具有三态输出 CMOS 逻辑电平转换器的单电源单路缓冲器门

1 特性

- V_{CC} 为 5V、3.3V、2.5V 和 1.8V 的单电源电压转换
- 工作电压范围为 1.8V 至 5.5V
- 升压转换:
 - 1.8V V_{CC} 时为 1.2V⁽¹⁾ 至 1.8V
 - 2.5V V_{CC} 时为 1.5V⁽¹⁾ 至 2.5V
 - 3.3V V_{CC} 时为 1.8V⁽¹⁾ 至 3.3V
 - 5.0V V_{CC} 时为 3.3V 至 5.0V
- 降压转换:
 - 1.8V V_{CC} 时为 3.3V 至 1.8V
 - 2.5V V_{CC} 时为 3.3V 至 2.5V
 - 3.3V V_{CC} 时为 5.0V 至 3.3V
- 逻辑输出以 Vcc 为基准
- 输出驱动:
 - 电压为 5V 时,输出驱动为 8.0mA
 - 电压为 3.3V 时,输出驱动为 7.0mA
 - 电压为 1.8V 时,输出驱动为 3.0mA
- 3.3V V_{CC} 时,频率高达 50MHz
- 输入引脚可耐受 5.0V 电压

- -40°C 至 125°C 工作温度范围
- 闩锁性能超过 250mA,符合 JESD 17 规范
- 支持标准逻辑引脚排列
- 与 AUP1G 和 LVC1G 系列兼容的 CMOS 输出 B1

2 应用

- 电信
- 便携式应用
- 服务器
- PC 和笔记本电脑


3 说明

SN74LV1T125 是一款具有低输入阈值的单路缓冲门, 可支持电压转换应用。

封装信息

器件型号	對装 尺寸 ⁽²⁾		本体尺寸 ⁽³⁾
SN74LV1T125	DBV (SOT-23 , 5)	2.90mm x 2.8mm	2.9mm x 1.6mm
	DCK (SC70 , 5)	2.00mm x 2.1mm	2mm x 1.25mm

- 如需了解更多信息,请参阅第12节。
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。
- 本体尺寸(长x宽)为标称值,不包括引脚。



¹ 请参考较低 V_{CC} 条件下的 V_{IH}/V_{IL} 和输出驱动。



Table of Contents

1 特性	1
2 应用	1
3 说明	
4 Related Products	
5 Pin Configuration and Functions	
6 Specifications	5
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	<mark>5</mark>
6.3 Recommended Operating Conditions	5
6.4 Thermal Information	6
6.5 Electrical Characteristics	
6.6 Switching Characteristics	7
6.7 Operating Characteristics	<mark>7</mark>
6.8 Typical Characteristics	8
7 Parameter Measurement Information	9
8 Detailed Description	10
8.1 Overview	10

8.2 Functional Block Diagram	10
8.3 Feature Description	
8.4 Device Functional Modes	
9 应用信息免责声明	
9.1 Layout	
9.2 Power Supply Recommendations	
10 Device and Documentation Support	
10.1 Documentation Support (Analog)	16
10.2 接收文档更新通知	
10.3 支持资源	16
10.4 Trademarks	16
10.5 静电放电警告	
10.6 术语表	
11 Revision History	
12 Mechanical, Packaging, and Orderable	
Information	17



4 Related Products

DEVICE	PACKAGE	DESCRIPTION
SN74LV1T00	DCK, DBV	2-Input Positive-NAND Gate
SN74LV1T02	DCK, DBV	2-Input Positive-NOR Gate
SN74LV1T04	DCK, DBV	Inverter Gate
SN74LV1T08	DCK, DBV	2-Input Positive-AND Gate
SN74LV1T17	DCK, DBV	Single Schmitt-Trigger Buffer Gate
SN74LV1T14	DCK, DBV	Single Schmitt-Trigger Inverter Gate
SN74LV1T32	DCK, DBV	2-Input Positive-OR Gate
SN74LV1T34	DCK, DBV	Single Buffer Gate
SN74LV1T86	DCK, DBV	Single 2-Input Exclusive-Or Gate
SN74LV1T125	DCK, DBV	Single Buffer Gate with 3-state Output
SN74LV1T126	DCK, DBV	Single Buffer Gate with 3-state Output
SN74LV4T125	RGY, PW	Quadruple Bus Buffer Gate With 3-State Outputs



5 Pin Configuration and Functions




图 5-1. DCK or DBV Package, 5-Pin SC70 or SOT-23 (Top View)

表 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION				
NAME	NO.	ITPE	DESCRIPTION				
ŌE	1	I	Output enable, active low				
Α	2	I	Input A				
GND	3	G	Ground				
Υ	4	0	Output Y				
V _{CC}	5	Р	Positive supply				

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		- 0.5	7.0	V
VI	Input voltage range ⁽²⁾		- 0.5	7.0	V
Vo	Voltage range applied to any	output in the high or low state ⁽²⁾	- 0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		- 20	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current			±25	mA
	Continuous current through	V _{CC} or GND		±50	mA
T_{J}	Junction temperature			150	°C
T _{stg}	Storage temperature		- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Machine Model (MM), per JEDEC specification	±200	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		1.6	5.5	V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
Іон		V _{CC} = 1.8 V		- 3	
	High lovel output current	V _{CC} = 2.5 V		- 5	mA
	High-level output current $V_{CC} = 3.3 \text{ V}$			- 7	IIIA
		V _{CC} = 5.0 V		- 8	
	Low-level output current	V _{CC} = 1.8 V		3	
		V _{CC} = 2.5 V		5 mA	
I _{OL}	Low-level output current	V _{CC} = 3.3 V		7	IIIA
		V _{CC} = 5.0 V		8	
		V _{CC} = 1.8 V		20	
Δ t/ Δ v	Input transition rise or fall rate	V _{CC} = 3.3 V or 2.5 V		20	ns/V
		V _{CC} = 5.0 V			
T _A	Operating free-air temperature		- 40	125	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	DBV	DCK	UNIT	
THEIMIAE METRIO	5 PINS	5 PINS		
R _{0 JA} Junction-to-ambient thermal resistance	278	289.2	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DAD	AMETER	TEST CONDITIONS	V	T _A =	25°C		$T_A = -40^\circ$	'C to +125°	C	UNIT
PARAMETER		1EST CONDITIONS	V _{CC}	MIN TYP MAX			MIN TYP MAX			UNII
			V _{CC} = 1.65 V to 1.8 V	0.95			1			
			V _{CC} = 2.0 V	0.99			1.03			
		V _{CC} = 2.25 V to 2.5 V	1.145			1.18				
,	High-level		V _{CC} = 2.75 V	1.22			1.25			V
/ _{IH} input voltage		V _{CC} = 3 V to 3.3 V	1.37			1.39			V	
			V _{CC} = 3.6 V	1.47			1.48			
			V _{CC} = 4.5 V to 5.0 V	2.02			2.03			
			V _{CC} = 5.5 V	2.1			2.11			
		V _{CC} = 1.65 V to 2.0 V		0	.57			0.55		
.,	Low-level		V _{CC} = 2.25 V to 2.75 V		0	.75			0.71	V
V _{IL}	input voltage		V _{CC} = 3 V to 3.6 V			0.8			0.65	V
			V _{CC} = 4.5 V to 5.5 V			0.8			0.8	
	I _{OH} = -20 μA	1.65 V to 5.5 V	V _{CC} - 0.1		V	_{CC} - 0.1				
			1.65 V	1.28			1.21			
		I _{OH} = - 2.0 mA	1.8 V	1.5			1.45			
		I _{OH} = -3 mA	2.3 V	2			1.93			
		I _{OH} = -3 mA	2.5 V	2.25			2.15			
	High-level output	I _{OH} = -3.0 mA		2.78			2.7			V
	voltage	I _{OH} = -5.5 mA	3.0 V	2.6			2.49			
		I _{OH} = - 5.5 mA	3.3 V	2.9			2.8			
		I _{OH} = -4 mA		4.2			4.1			
		I _{OH} = -8 mA	4.5 V	4.1			3.95			
		I _{OH} = -8 mA	5.0 V	4.6			4.5			
		I _{OL} = 20 μA	1.65 V to 5.5 V			0.1			0.1	
		I _{OL} = 2 mA	1.65 V			0.2			0.25	
	Low-level	I _{OL} = 3 mA	2.3 V		0	.15			0.2	
√ _{OL}	output	I _{OL} = 3 mA	201/		0	.11			0.15	V
,	voltage	I _{OL} = 5.5 mA	3.0 V		0	.21			0.252	
		I _{OL} = 4 mA	4.5.1/		0	.15			0.2	
		I _{OL} = 8 mA	4.5 V		,	0.3			0.35	
ı	Input leakage current	A input; V _I = 0 V or V _{CC}	0 V, 1.8 V, 2.5 V, 3.3 V, 5.5 V			0.1			±1	μА
			5.0 V			1			10	
	Static supply	$V_I = 0 \text{ V or } V_{CC}$	3.3 V			1			10	
	current	I _O = 0; open on loading	2.5 V			1			10	μА
			1.8 V			1			10	

提交文档反馈 Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: SN74LV1T125

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{cc}	T _A = 25°C		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			UNIT
FA	NAMETER	TEST CONDITIONS	v cc	MIN TYP	MAX	MIN	TYP	TYP MAX	
A.1	Additional	One input at 0.3 V or 3.4 V, Other inputs at 0 or V _{CC} , I _O = 0	5.5 V		1.35			1.5	mA
△ I _{CC} static supply current	One input at 0.3 V or 1.1 V Other inputs at 0 or V _{CC} , I _O = 0	1.8 V		10			10	μА	
Ci	Input capacitance	V _I = V _{CC} or GND	3.3 V	2	10	2	!	10	pF
Co	Output capacitance	V _O = V _{CC} or GND	3.3 V	2.5		2	1.5		pF

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	FREQUENCY	V _{cc}	CL	TA	= 25°C		$T_A = -65^{\circ}C$ to	125°C	UNIT					
PARAMETER	(INPUT)	(OUTPUT)	(TYP)	▼cc	OL.	MIN	TYP	MAX	MIN TYP	MAX	ONIT					
				5.0 V	15 pF		2.7	5.5	3.4	6.5	ns					
			DC to 50 MHz	3.0 V	30 pF		3.0	6.5	4.1	7.5	115					
			DC 10 30 WH 12	3.3 V	15 pF		4.0	7.0	5.0	8.0	ns					
t _{pd}	Any In	Y		3.5 V	30 pF		4.9	8.0	6.0	9.0	113					
фа	Ally III	'	DC to 25 MHz	2.5 V	15 pF		5.8	8.5	6.8	9.5	ns					
			DC to 25 MHZ	2.5 V	30 pF		6.5	9.5	7.5	10.5	115					
			DC to 15 MHz	1.8 V	15 pF		10.5	13.0	11.8	14.0	ns					
			DO TO TO WITE	DC to 15 MHZ	1.0 V	30 pF		12.0	14.5	12.0	15.5	113				
	t _{PZH} , t _{PZL} OE Y				5.0 V	15 pF		3.0	5.0	3.5	6.0	ns				
			DC to 50 MHz	DC to 50 MHz	3.0 V	30 pF		4.3	6.5	4.9	7.5	113				
		0E	v		DO 10 30 WH 12	DC 10 30 WI 12	DC 10 30 WI 12	3.3 V	15 pF		4.0	6.5	4.5	7.5	ns	
tozu tozu							3.5 V	30 pF		5.0	8.0	6.5	9.0	113		
ΨZH, ΨZL		'	DC to 25 MHz	2.5 V	15 pF		5.5	8.0	6.1	9.0	ns					
			DO TO 25 WITE	2.5 V	30 pF		7.0	10.0	8.5	11.0	113					
			DC to 15 MHz	1.8 V	15 pF		9.0	12.0	9.85	13.0	ns					
			DO TO TO WITE	1.0 V	30 pF		12.5	15.0	13.5	16.0	113					
				5.0 V	15 pF		4.2	6.5	4.5	7.0	ns					
			DC to 50 MHz	J.0 V	30 pF		4.8	8.0	5.0	8.5	113					
			DC to 50 MHZ	DC to 50 MHz	3.3 V	15 pF		4.5	7.0	5.0	8.0	ns				
t _{PHZ} , t _{PLZ}	OE	Y]			0.0 V	30 pF		5.0	8.0	5.5	9.0	113	
	OL		'	DC to 25MHz	2.5 V	15 pF		5.0	11.0	6.0	9.0	ns				
			DC to 25MHZ		DC to 20MP12	DC to 25WIFI2	DC to 25WHZ	DO IO ZOMINZ	DO to 20M112	2.5 V	30 pF		6.0	9.0	7.0	10.0
			DC to 15MHz	1.8 V	15 pF		8.0	10.0	8.5	11.0	ns					
			DO TO TOTALITZ	1.0 V	30 pF		8.5	11.0	9.5	12.0	119					

6.7 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
			1.8 V ± 0.15 V	14	
	Power dissipation capacitance	f = 1 MHz and 10 MHz	2.5 V ± 0.2 V	14	pF
C _{pd}		1 – 1 Will Z and 10 Will Z	3.3 V ± 0.3 V	14	Pi
			5.5 V ± 0.5 V	14	


提交文档反馈

1


English Data Sheet: SCLS745




6.8 Typical Characteristics




7 Parameter Measurement Information





LOAD CIRCUIT FOR **TOTEM-POLE OUTPUTS**

LOAD CIRCUIT FOR **3-STATE AND OPEN-DRAIN OUTPUTS**



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , $t_\Gamma \leq$ 3 ns. $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

图 7-1. Load Circuit and Voltage Waveforms

Product Folder Links: SN74LV1T125

9



8 Detailed Description

8.1 Overview

The SN74LV1T125 device is a low-voltage CMOS gate logic that operates at a wider voltage range for industrial, portable, telecom, and automotive applications. The output level is referenced to the supply voltage and is able to support 1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels. The input is designed with a lower threshold circuit to match 1.8 V input logic at V_{CC} = 3.3 V and can be used in 1.8 V to 3.3 V level-up translation. In addition, the 5 V tolerant input pins enable down translation (that is, 3.3 V to 2.5 V output at V_{CC} = 2.5 V). The wide V_{CC} range of 1.8 V to 5.5 V allows generation of desired output levels to connect to controllers or processors. The SN74LV1T125 device is designed with current-drive capability of 8 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

8.2 Functional Block Diagram




图 8-1. Logic Diagram

8.3 Feature Description

8.3.1 Clamp Diode Structure

The outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only as depicted in 8-2.

小心

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




图 8-2. Electrical Placement of Clamping Diodes for Each Input and Output

8.3.2 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Copyright © 2024 Texas Instruments Incorporated



Unused push-pull CMOS outputs should be left disconnected.

11

Product Folder Links: SN74LV1T125

8.3.3 LVxT Enhanced Input Voltage

The SN74LV1T125 belongs to TI's LVxT family of Logic devices with integrated voltage level translation. This family of devices was designed with reduced input voltage thresholds to support up-translation, and inputs tolerant of signals with up to 5.5 V levels to support down-translation. The output voltage will always be referenced to the supply voltage (V_{CC}), as described in the *Electrical Characteristics* table. To ensure proper functionality, input signals must remain at or below the specified $V_{IH(MIN)}$ level for a HIGH input state, and at or below the specified $V_{IL(MAX)}$ for a LOW input state. 8-3 shows the typical V_{IH} and V_{IL} levels for the LVxT family of devices, as well as the voltage levels for standard CMOS devices for comparison.

The inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law $(R = V \div I)$.

The inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a 10-k Ω resistor is recommended and will typically meet all requirements.




图 8-3. LVxT Input Voltage Levels

8.3.3.1 Down Translation

Signals can be translated down using the SN74LV1T125. The voltage applied at the V_{CC} will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables.

When connected to a high-impedance input, the output voltage will be approximately V_{CC} in the HIGH state, and 0 V in the LOW state. Ensure that the input signals in the HIGH state are between $V_{IH(MIN)}$ and 5.5 V, and input signals in the LOW state are lower than $V_{IL(MAX)}$ as shown in $\boxed{8}$ 8-3.

Copyright © 2024 Texas Instruments Incorporated

For example, standard CMOS inputs for devices operating at 5.0 V, 3.3 V or 2.5 V can be down-translated to match 1.8 V CMOS signals when operating from 1.8-V V_{CC} . See \boxtimes 8-4.

Down Translation Combinations:

- 1.8-V V_{CC} Inputs from 2.5 V, 3.3 V, and 5.0 V
- * 2.5-V V_{CC} Inputs from 3.3 V and 5.0 V
- 3.3-V V_{CC} Inputs from 5.0 V

8.3.3.2 Up Translation

Input signals can be up translated using the SN74LV1T125. The voltage applied at V_{CC} will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables. When connected to a high-impedance input, the output voltage will be approximately V_{CC} in the HIGH state, and 0 V in the LOW state.

The inputs have reduced thresholds that allow for input high-state levels which are much lower than standard values. For example, standard CMOS inputs for a device operating at a 5-V supply will have a $V_{IH(MIN)}$ of 3.5 V. For the SN74LV1T125, $V_{IH(MIN)}$ with a 5-V supply is only 2 V, which would allow for up-translation from a typical 2.5-V to 5-V signals.

Ensure that the input signals in the HIGH state are above $V_{IH(MIN)}$ and input signals in the LOW state are lower than $V_{IL(MAX)}$ as shown in $\boxed{8}$ 8-4.

Up Translation Combinations:

- 1.8-V V_{CC} Inputs from 1.2 V
- 2.5-V V_{CC} Inputs from 1.8 V
- 3.3-V V_{CC} Inputs from 1.8 V and 2.5 V
- 5.0-V V_{CC} Inputs from 2.5 V and 3.3 V




图 8-4. LVxT Up and Down Translation Example

8.4 Device Functional Modes

Function Tables

INPUT (LOWER LEV	OUTPUT (2) (V _{CC} CMOS)	
OE ⁽³⁾	A	Υ
L	Н	Н
L	L	L
Н	Х	Z

- H = High Voltage Level, L = Low Voltage Level, X = Do not Care, Z = High Impedance
- (2) H = Driving High, L = Driving Low, Z = High Impedance State
- (3) Not recommend to float OE pin for signal oscillation.

SUPPLY V _{CC} = 3.3 V							
INF (LOWER LE	~ -	OUTPUT (V _{CC} CMOS)					
A	В	Y					

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈



SUPPLY V _{CC} = 3.3 V							
INPUT	OUTPUT						
(LOWER LEVEL INPUT)	(V _{CC} CMOS)						
V _{IH} (min) = 1.35 V	V _{OH} (min) = 2.9 V						
V _{IL} (max) = 0.8 V	V _{OL} (max) = 0.2 V						

Product Folder Links: SN74LV1T125

9 应用信息免责声明

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Layout

9.1.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

9.2 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

Product Folder Links: SN74LV1T125

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

15



10 Device and Documentation Support

10.1 Documentation Support (Analog)

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- Texas Instruments, Designing With Logic application note
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application note
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note

10.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

10.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

10.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

11 Revision History

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision C (October 2023) to Revision D (March 2024)	Page
Updated R θ JA values: DBV = 206 to 278, all values in °C/W	6
Changes from Revision B (June 2022) to Revision C (October 2023)	Page
Changes from Revision B (June 2022) to Revision C (October 2023) • 更新了 <i>封装信息</i> 表	

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: SN74LV1T125



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

17



www.ti.com 20-May-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV1T125DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(37RH, NEZ3, NEZJ, NEZS)	Samples
SN74LV1T125DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NEZ3	Samples
SN74LV1T125DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(WZ3, WZJ, WZS)	Samples
SN74LV1T125DCKRG4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		WZ3	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 20-May-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV1T125:

Automotive: SN74LV1T125-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Mar-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV1T125DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74LV1T125DBVRG4	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LV1T125DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74LV1T125DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LV1T125DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3




www.ti.com 23-Mar-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV1T125DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LV1T125DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LV1T125DCKR	SC70	DCK	5	3000	202.0	201.0	28.0
SN74LV1T125DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LV1T125DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司